Search the Community
Showing results for tags 'xeon'.
Found 1 result
-
![[Nike]](data:image/svg+xml,%3Csvg%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%20viewBox%3D%220%200%201024%201024%22%20style%3D%22background%3A%236562c4%22%3E%3Cg%3E%3Ctext%20text-anchor%3D%22middle%22%20dy%3D%22.35em%22%20x%3D%22512%22%20y%3D%22512%22%20fill%3D%22%23ffffff%22%20font-size%3D%22700%22%20font-family%3D%22-apple-system%2C%20BlinkMacSystemFont%2C%20Roboto%2C%20Helvetica%2C%20Arial%2C%20sans-serif%22%3EN%3C%2Ftext%3E%3C%2Fg%3E%3C%2Fsvg%3E)
It is true that Intel has not lived up to market demands in recent years. The company still does not take out 10nm processors and that is costing sales. It is true that AMD has needed to make the leap at 7nm and increase cores to match 14nm processors. It seems that Intel is working to correct these problems and is already thinking about 7nm. It is estimated that Intel 10nm will be equivalent to 5nm, because the density has been improved by 2.7x compared to 14nm. Intel 7nm will be much better than TSMC 5nm or so at least they aspire. intel already works on Xeon Scalable @ 7nm We saw this weekend as Intel suppressed the Omni-Path technology of the Xeon Scalable. These processors will continue to be the cornerstone of the company for the industrial sector. For the next generation they have developed the LGA4677 socket. This socket will replace the LGA3647 and compete against the EPYC processors. A solution that will not reach the market until 2021. The new Xeon Scalable will be based on the company's 7nm EUV node. These will already integrate PCIe 5.0 and will therefore be compatible with Intel CXL, interconnection and scaling technology. These processors will also have DDR5 DIMM support, although the latter has been fully confirmed. During TE Connectivity, an event for the professional sector, the company has also shown a new socket. It is the LGA4189, of which we do not have more data. Possibly a socket for the e normal ’Xeons. The increase in pins for the LGA4677 socket is due to the use of PCIe 5.0 and CLX. It is also increased because the PCIe lines will be significantly expanded and connectivity will be improved. The number of memory channels may also be expanded.